0
|
|
December 31, 1969
|
0 bytes
|
|
1
|
ERSFQ 8-bit Parallel Arithmetic Logic Unit.pdf
|
March 3, 2019
|
636.77KB
|
|
2
|
Signal_Transmission_between_AQFP_and_SFQ_circuits.pdf
|
August 31, 2017
|
726.65KB
|
|
3
|
Synthesis flow for AQFP circuits.pdf
|
August 31, 2017
|
611.50KB
|
|
4
|
Towards_32bit_energy_efficient_RQL_processors_2015.pdf
|
August 22, 2017
|
413.31KB
|
|
5
|
Cold DRAM.pdf
|
October 16, 2017
|
239.14KB
|
|
6
|
Demonstration of an 8x8-bit RSFQ register file.pdf
|
September 2, 2017
|
819.03KB
|
|
7
|
Design and implementation of a 16x1bit AQFP register file .pdf
|
September 2, 2017
|
716.60KB
|
|
8
|
Fast_RQL_Pipelined_Storage_2015.pdf
|
August 11, 2017
|
289.72KB
|
|
9
|
Ferromagnetic_JJs_for_Cryogenic_Memory.pdf
|
August 11, 2017
|
2.24MB
|
|
10
|
Hybrid Cryogenic Memory Cells for Superconducting Computing Applications.pdf
|
February 6, 2018
|
943.80KB
|
|
11
|
Memory cell operation based on small JJ arrays.pdf
|
November 20, 2017
|
2.95MB
|
|
12
|
Nanoscale superconducting memory based on the kinetic inductance of asymmetric nanowire loops.pdf
|
March 26, 2018
|
1.30MB
|
|
13
|
Digital lSCE EDA Tools Roadmap and Status.pdf
|
February 3, 2018
|
719.05KB
|
|
14
|
Fabrication_process_and_properties_of_JJs.pdf
|
August 11, 2017
|
1.34MB
|
|
15
|
Single Flux Quantum Circuit Fabrication and Design 2016.pdf
|
August 25, 2017
|
2.85MB
|
|
16
|
Superconductor Electronics Fabrication Process with MoNx Kinetic Inductors and Self-Shunted Josephson Junctions.pdf
|
February 6, 2018
|
2.12MB
|
|
17
|
Coherent superconducting circuits and quantum information Tsai.pdf
|
February 6, 2018
|
8.35MB
|
|
18
|
Cryogenic_Computing_Complexity_C3.pdf
|
August 11, 2017
|
916.60KB
|
|
19
|
Developing a commercial superconducting quantum annealing processor iss2017.pdf
|
February 6, 2018
|
9.51MB
|
|
20
|
EUCAS2017_Programme.pdf
|
September 1, 2017
|
4.94MB
|
|
21
|
IARPA C3 and SuperCables programs review 2017.pdf
|
March 13, 2018
|
1.62MB
|
|
22
|
SSV 2017 program.pdf
|
January 11, 2018
|
133.60KB
|
|
23
|
SuperCables_BAA_Draft_Funding_Opportunity_Description.pdf
|
October 31, 2017
|
370.24KB
|
|
24
|
Supercables_Proposers_Day_Briefing.pdf
|
May 3, 2018
|
1.47MB
|
|
25
|
Superconducting computing and IARPA C3 program.pdf
|
September 9, 2017
|
4.15MB
|
|
26
|
Superconducting Computing in Large-Scale Hybrid Systems.pdf
|
October 13, 2017
|
912.15KB
|
|
27
|
Current recycling for SFQ TDCs.pdf
|
August 31, 2017
|
1.19MB
|
|
28
|
Routing and placement EDA tools for large-scale AQFP circuits .pdf
|
December 1, 2017
|
1.38MB
|
|
29
|
Forecasting_faster_more_powerful_and_more_secure_technology.pdf
|
August 11, 2017
|
341.93KB
|
|
30
|
On_the_Road_Towards_Superconductor_Computers.pdf
|
September 2, 2017
|
755.62KB
|
|
31
|
Assessment of Emerging Logic Devices IEEE June 2005.pdf
|
August 21, 2017
|
838.99KB
|
|
32
|
HDL modelling and synthesis of superconductor digital circuits.pdf
|
October 20, 2017
|
2.69MB
|
|
33
|
Energy-Efficient Single-Flux-Quantum Based Neuromorphic Computing.pdf
|
February 6, 2018
|
1.13MB
|
|
34
|
A Case for Superconducting Accelerators.pdf
|
February 22, 2019
|
3.48MB
|
|
35
|
Access time and power dissipation of a model 256b SFQ RAM.pdf
|
November 20, 2017
|
797.95KB
|
|
36
|
Status_of_superconductor_electronic_circuit_design_software.pdf
|
August 11, 2017
|
264.63KB
|
|
37
|
Review_Fujimaki_ISEC_2017.pdf
|
August 11, 2017
|
2.83MB
|
|
38
|
How to build a quantum computer Balazs 2007.pdf
|
August 21, 2017
|
304.81KB
|
|
39
|
16-Bit Wave-Pipelined Sparse-Tree RSFQ_Adder.pdf
|
January 28, 2018
|
648.63KB
|
|
40
|
Superconducting Magnetic Field Programmable Gate Array .pdf
|
February 17, 2018
|
7.02MB
|
|
41
|
Data_flow_microarchitecture_for_RSFQ_processors.pdf
|
August 11, 2017
|
240.42KB
|
|
42
|
Architecture_and_design_of_an_8bit_FLUX1_microprocessor.pdf
|
August 22, 2017
|
800.71KB
|
|
43
|
Architectural and Implementation Challenges in Designing RSFQ Processors.pdf
|
January 28, 2018
|
485.20KB
|
|
44
|
Superconducting_Technology_Accessment_2005.pdf
|
August 21, 2017
|
4.40MB
|
|
45
|
FFT_Processor_2017.pdf
|
August 11, 2017
|
664.35KB
|
|
46
|
ADP_JTL_scaling1.jpg
|
August 11, 2017
|
57.97KB
|
|
47
|
ADP_JTL_scaling2.jpg
|
August 11, 2017
|
62.18KB
|
|
48
|
ADP_JTL_cell.jpg
|
August 11, 2017
|
97.69KB
|
|
49
|
Superconducting_electronics_EUCAS_5.pdf
|
October 19, 2017
|
8.14MB
|
|
50
|
Reproducible Operating Margins on a 72800-Device Digital Superconducting Chip.pdf
|
January 11, 2018
|
240.06KB
|
|
51
|
20GHz 8x8bit parallel carry_save RSFQ multiplier.pdf
|
September 2, 2017
|
576.79KB
|
|
52
|
SQUID_Fundamentals_Cantor_2017.pdf
|
August 31, 2017
|
3.74MB
|
|
53
|
Status_and_developments_in_RSFQ_processor_design_2010.pdf
|
August 22, 2017
|
536.49KB
|
|
54
|
Reversibility and energy dissipation in adiabatic superconductor logic.pdf
|
January 11, 2018
|
2.84MB
|
|
55
|
Wave_pipelining for RSFQ processors .pdf
|
September 2, 2017
|
149.13KB
|
|
56
|
100GHz_SFQ bit-serial_adder.pdf
|
November 9, 2017
|
774.25KB
|
|
57
|
Circuit description and design flow of superconducting SFQ circuits.pdf
|
October 14, 2017
|
2.83MB
|
|
58
|
ERSFQ Circuit for Parallel Multibit Data Transmission.pdf
|
September 9, 2017
|
2.94MB
|
|