# | File | Upload Date | Size |
---|---|---|---|
0 | December 31, 1969 | 0 bytes | |
1 | 16-Bit Wave-Pipelined Sparse-Tree RSFQ_Adder.pdf | January 28, 2018 | 648.63KB |
2 | 20GHz 8x8bit parallel carry_save RSFQ multiplier.pdf | September 2, 2017 | 576.79KB |
3 | ERSFQ 8-bit Parallel Arithmetic Logic Unit.pdf | March 3, 2019 | 636.77KB |
4 | FFT_Processor_2017.pdf | August 11, 2017 | 664.35KB |
5 | Reversibility and energy dissipation in adiabatic superconductor logic.pdf | January 11, 2018 | 2.84MB |
6 | Signal_Transmission_between_AQFP_and_SFQ_circuits.pdf | August 31, 2017 | 726.65KB |
7 | Superconducting Magnetic Field Programmable Gate Array .pdf | February 17, 2018 | 7.02MB |
8 | Synthesis flow for AQFP circuits.pdf | August 31, 2017 | 611.50KB |
9 | Towards_32bit_energy_efficient_RQL_processors_2015.pdf | August 22, 2017 | 413.31KB |
10 | Wave_pipelining for RSFQ processors .pdf | September 2, 2017 | 149.13KB |